A First-Order Logic Based Framework for Verifying Simulations
Abstract
Modern science relies on simulation techniques for understanding phenomenon, exploring design options, or evaluating models. Assuring the correctness of simulators is a key problem where a multitude of solutions ranging from manual inspection to formal verification are applicable. Formal verification incorporates the rigor necessary but not all simulators are generated from formal specifications. Manual inspection is readily available but lacks the rigor and is prone to errors. In this paper, we describe an automated verification system (AVS) where the constraints that the system must adhere to are specified by the user in general purpose first-order logic. AVS translates these constraints into a verification program that scans the simulator traceand verifies that no constraints are violated. Computer microarchitecture simulations were successfully used to demonstrate the proposed approach. This paper describes the preliminary results and discusses how artificial intelligence techniques can be used to facilitate effective run-time verification of simulators.
Cite
Text
Nyew et al. "A First-Order Logic Based Framework for Verifying Simulations." AAAI Conference on Artificial Intelligence, 2013. doi:10.1609/AAAI.V27I1.8540Markdown
[Nyew et al. "A First-Order Logic Based Framework for Verifying Simulations." AAAI Conference on Artificial Intelligence, 2013.](https://mlanthology.org/aaai/2013/nyew2013aaai-first/) doi:10.1609/AAAI.V27I1.8540BibTeX
@inproceedings{nyew2013aaai-first,
title = {{A First-Order Logic Based Framework for Verifying Simulations}},
author = {Nyew, Hui Meen and Onder, Nilufer and Önder, Soner and Wang, Zhenlin},
booktitle = {AAAI Conference on Artificial Intelligence},
year = {2013},
pages = {1635-1636},
doi = {10.1609/AAAI.V27I1.8540},
url = {https://mlanthology.org/aaai/2013/nyew2013aaai-first/}
}