Back Propagation Implementation on the Adaptive Solutions CNAPS Neurocomputer Chip
Abstract
The Adaptive Solutions CN APS architecture chip is a general purpose neurocomputer chip. It has 64 processors, each with 4 K bytes of local memory, running at 25 megahertz. It is capable of implementing most current neural network algorithms with on chip learning. This paper dis(cid:173) cusses the implementation of the Back Propagation algorithm on an array of these chips and shows performance figures from a clock accurate hard(cid:173) ware simulator. An eight chip configuration on one board can update 2.3 billion connections per second in learning mode and process 9.6 billion connections per second in feed forward mode.
Cite
Text
McCartor. "Back Propagation Implementation on the Adaptive Solutions CNAPS Neurocomputer Chip." Neural Information Processing Systems, 1990.Markdown
[McCartor. "Back Propagation Implementation on the Adaptive Solutions CNAPS Neurocomputer Chip." Neural Information Processing Systems, 1990.](https://mlanthology.org/neurips/1990/mccartor1990neurips-back/)BibTeX
@inproceedings{mccartor1990neurips-back,
title = {{Back Propagation Implementation on the Adaptive Solutions CNAPS Neurocomputer Chip}},
author = {McCartor, Hal},
booktitle = {Neural Information Processing Systems},
year = {1990},
pages = {1028-1031},
url = {https://mlanthology.org/neurips/1990/mccartor1990neurips-back/}
}